

t4_gate_4
(TMPFkLek6biowpqRTSS7kaTt7xz6D496hN6)

October 27, 2020

Let $v1_xboole_0 : \iota \Rightarrow o$ be given. Let $k4_gate_1 : \iota \Rightarrow \iota \Rightarrow \iota$ be given. Let $k2_gate_1 : \iota \Rightarrow \iota \Rightarrow \iota$ be given. Assume the following.

$$\forall X0. \forall X1. ((\neg v1_xboole_0 X0) \wedge (\neg v1_xboole_0 X1)) \Rightarrow (v1_xboole_0 (k4_gate_1 X0 X1)) \quad (1)$$

Assume the following.

$$\forall X0. \forall X1. ((v1_xboole_0 X0) \wedge (v1_xboole_0 X1)) \Rightarrow (v1_xboole_0 (k4_gate_1 X0 X1)) \quad (2)$$

Assume the following.

$$\forall X0. \forall X1. ((v1_xboole_0 X0) \wedge (\neg v1_xboole_0 X1)) \Rightarrow (\neg v1_xboole_0 (k4_gate_1 X0 X1)) \quad (3)$$

Assume the following.

$$\forall X0. \forall X1. (v1_xboole_0 X0) \Rightarrow (v1_xboole_0 (k2_gate_1 X0 X1)) \quad (4)$$

Assume the following.

$$\forall X0. \forall X1. ((\neg v1_xboole_0 X0) \wedge (\neg v1_xboole_0 X1)) \Rightarrow (\neg v1_xboole_0 (k2_gate_1 X0 X1)) \quad (5)$$

Assume the following.

$$\forall X0. \forall X1. k4_gate_1 X0 X1 = k4_gate_1 X1 X0 \quad (6)$$

Assume the following.

$$\forall X0. \forall X1. k2_gate_1 X0 X1 = k2_gate_1 X1 X0 \quad (7)$$

Theorem 1

$$\begin{aligned}
& \forall X0. \forall X1. \forall X2. \forall X3. \forall X4. \forall X5. \\
& \forall X6. \forall X7. \forall X8. \forall X9. \forall X10. \forall X11. \\
& \forall X12. \forall X13. \forall X14. \forall X15. \forall X16. \\
& \forall X17. \forall X18. \forall X19. \forall X20. \forall X21. \\
& \forall X22. \forall X23. \forall X24. \forall X25. \forall X26. \\
& \forall X27. \forall X28. \forall X29. \forall X30. \forall X31. \\
& \forall X32. \forall X33. \forall X34. \forall X35. \forall X36. \\
& \forall X37. \forall X38. \forall X39. \forall X40. \forall X41. \\
& \forall X42. \forall X43. \forall X44. \forall X45. \forall X46. \\
& \forall X47. \forall X48. \forall X49. \forall X50. (v1_xboole_0 \\
& \quad X49) \Rightarrow ((v1_xboole_0 X0) \vee (((\neg v1_xboole_0 X33) \wedge (v1_xboole_0 (\\
& k4_gate_1 X50 X32))) \vee (((\neg v1_xboole_0 (k4_gate_1 X50 X32)) \wedge (v1_xboole_0 (\\
& X33)) \vee (((\neg v1_xboole_0 X34) \wedge (v1_xboole_0 (k4_gate_1 X17 (k2_gate_1 \\
& X1 X33)))) \vee (((\neg v1_xboole_0 (k4_gate_1 X17 (k2_gate_1 X1 X33))) \wedge \\
& (v1_xboole_0 X34)) \vee (((\neg v1_xboole_0 X35) \wedge (v1_xboole_0 (k4_gate_1 \\
& X18 (k2_gate_1 X2 X33)))) \vee (((\neg v1_xboole_0 (k4_gate_1 X18 (k2_gate_1 \\
& X2 X33))) \wedge (v1_xboole_0 X35)) \vee (((\neg v1_xboole_0 X36) \wedge (v1_xboole_0 \\
& (k4_gate_1 X19 (k2_gate_1 X3 X33)))) \vee (((\neg v1_xboole_0 (k4_gate_1 \\
& X19 (k2_gate_1 X3 X33))) \wedge (v1_xboole_0 X36)) \vee (((\neg v1_xboole_0 \\
& X37) \wedge (v1_xboole_0 (k4_gate_1 X20 (k2_gate_1 X4 X33)))) \vee (((\neg v1_xboole_0 \\
& (k4_gate_1 X20 (k2_gate_1 X4 X33))) \wedge (v1_xboole_0 X37)) \vee (((\neg v1_xboole_0 \\
& X38) \wedge (v1_xboole_0 (k4_gate_1 X21 (k2_gate_1 X5 X33)))) \vee (((\neg v1_xboole_0 \\
& (k4_gate_1 X21 (k2_gate_1 X5 X33))) \wedge (v1_xboole_0 X38)) \vee (((\neg v1_xboole_0 \\
& X39) \wedge (v1_xboole_0 (k4_gate_1 X22 (k2_gate_1 X6 X33)))) \vee (((\neg v1_xboole_0 \\
& (k4_gate_1 X22 (k2_gate_1 X6 X33))) \wedge (v1_xboole_0 X39)) \vee (((\neg v1_xboole_0 \\
& X40) \wedge (v1_xboole_0 (k4_gate_1 X23 (k2_gate_1 X7 X33)))) \vee (((\neg v1_xboole_0 \\
& (k4_gate_1 X23 (k2_gate_1 X7 X33))) \wedge (v1_xboole_0 X40)) \vee (((\neg v1_xboole_0 \\
& X41) \wedge (v1_xboole_0 (k4_gate_1 X24 (k2_gate_1 X8 X33)))) \vee (((\neg v1_xboole_0 \\
& (k4_gate_1 X24 (k2_gate_1 X8 X33))) \wedge (v1_xboole_0 X41)) \vee (((\neg v1_xboole_0 \\
& X42) \wedge (v1_xboole_0 (k4_gate_1 X25 (k2_gate_1 X9 X33)))) \vee (((\neg v1_xboole_0 \\
& (k4_gate_1 X25 (k2_gate_1 X9 X33))) \wedge (v1_xboole_0 X42)) \vee (((\neg v1_xboole_0 \\
& X43) \wedge (v1_xboole_0 (k4_gate_1 X26 (k2_gate_1 X10 X33)))) \vee (((\neg \\
& v1_xboole_0 (k4_gate_1 X26 (k2_gate_1 X10 X33))) \wedge (v1_xboole_0 \\
& X43)) \vee (((\neg v1_xboole_0 X44) \wedge (v1_xboole_0 (k4_gate_1 X27 (k2_gate_1 \\
& X11 X33)))) \vee (((\neg v1_xboole_0 (k4_gate_1 X27 (k2_gate_1 X11 X33))) \wedge \\
& (v1_xboole_0 X44)) \vee (((\neg v1_xboole_0 X45) \wedge (v1_xboole_0 (k4_gate_1 \\
& X28 (k2_gate_1 X12 X33)))) \vee (((\neg v1_xboole_0 (k4_gate_1 X28 (k2_gate_1 \\
& X12 X33))) \wedge (v1_xboole_0 X45)) \vee (((\neg v1_xboole_0 X46) \wedge (v1_xboole_0 \\
& (k4_gate_1 X29 (k2_gate_1 X13 X33)))) \vee (((\neg v1_xboole_0 (k4_gate_1 \\
& X29 (k2_gate_1 X13 X33))) \wedge (v1_xboole_0 X46)) \vee (((\neg v1_xboole_0 \\
& X47) \wedge (v1_xboole_0 (k4_gate_1 X30 (k2_gate_1 X14 X33)))) \vee (((\neg \\
& v1_xboole_0 (k4_gate_1 X30 (k2_gate_1 X14 X33))) \wedge (v1_xboole_0 \\
& X47)) \vee (((\neg v1_xboole_0 X48) \wedge (v1_xboole_0 (k4_gate_1 X31 (k2_gate_1 \\
& X15 X33)))) \vee (((\neg v1_xboole_0 (k4_gate_1 X31 (k2_gate_1 X15 X33))) \wedge \\
& (v1_xboole_0 X48)) \vee (((\neg v1_xboole_0 X48) \wedge (v1_xboole_0 (k4_gate_1 \\
& (k4_gate_1 X31 (k2_gate_1 X15 X32)) (k4_gate_1 X49 (k2_gate_1 X15 \\
& X50)))) \wedge (((\neg v1_xboole_0 (k4_gate_1 (k4_gate_1 X31 (k2_gate_1 \\
& X15 X32)) (k4_gate_1 X49 (k2_gate_1 X15 X50)))) \wedge (v1_xboole_0 X48)) \wedge \\
& (((\neg v1_xboole_0 X47) \wedge (v1_xboole_0 (k4_gate_1 (k4_gate_1 X30 \\
& (k2_gate_1 X14 X32)) (k4_gate_1 X49 (k2_gate_1 X14 X50)))) \wedge ((\\
& \neg v1_xboole_0 (k4_gate_1 (k4_gate_1 X30 (k2_gate_1 X14 X32)) \\
& (k4_gate_1 X49 (k2_gate_1 X14 X50)))) \wedge (v1_xboole_0 X47)) \wedge ((\\
& \neg v1_xboole_0 X46) \wedge (v1_xboole_0 (k4_gate_1 (k4_gate_1 X29 (k2_gate_1 \\
& X13 X32)) (k4_gate_1 X49 (k2_gate_1 X13 X50)))) \wedge (((\neg v1_xboole_0 \\
& (k4_gate_1 (k4_gate_1 X29 (k2_gate_1 X13 X32)) (k4_gate_1 X49 (\\
& k2_gate_1 X13 X50)))) \wedge (v1_xboole_0 X46)) \wedge (((\neg v1_xboole_0 X45) \wedge \\
& (v1_xboole_0 (k4_gate_1 (k4_gate_1 X28 (k2_gate_1 X12 X32)) (k4_gate_1 \\
& X49 (k2_gate_1 X12 X50)))) \wedge (((\neg v1_xboole_0 (k4_gate_1 (k4_gate_1 \\
& X28 (k2_gate_1 X12 X32)) (k4_gate_1 X49 (k2_gate_1 X12 X50)))) \wedge
\end{aligned}$$