theorem Th21:
  u,v,u1,v1 are_DTr_wrt w,y implies u1,v1,u,v are_DTr_wrt w,y
by ANALOAF:12,Lm4;
